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CHAPTER I 
INTRODUCTION 
Electric heating of buildings and houses is becoming more and more 
competitive with conventional heating me thods . A survey in the magazine , 
"Electrical World," indicates 29 million houses will b e  electrically 
heated by 1980 in USA . 7 Ease of control, flexibility in opera tion , com­
peti tive tariff rates of  electrical energy , and cleanliness are some of 
the major factors responsible for this new trend . Under certain special 
circumstances, even if electrical energy is more expensive, it may be 
preferred to conventional heating me thods due to the above listed ad-
vantages . 
Because of these trends , electric utility companies involved in 
electric heating of buildings are faced with the problem of  estimating 
operating costs and the capacity of the heating equipment in KW (Kilo­
watts) .  Cost estimation and heating system planning is a very a.ttractive 
service supplied to the customers and the heating system requirements may 
be altered and readjusted several times before the final heating scheme 
is decided upon . This may not be a difficult matter to deal wi th for one 
or two customers ,  especially when time is not important and the heating 
requirements are not complex, but if one has to deal with several cus tom­
ers, it is very desirable and of ten a necessity to have some computation­
al aid to assist in quickly preparing and/or presenting such an estimate . 
This can save valuable time by freeing the people concerned from the 
drudgery of repeated hand computations and thereby producing an ultimate 
saving in the cost of preparation �f estimates. 
This thesis originates from the interest shown by an electrical 
utility, H & D Electric Company, Clear Lake, South Dakota, for a compu­
tational aid to assist them :i.n the preparation of cost estimates and KW 
requirements for electric heating of buildings. 
With very minor adjustments in the calibration, the computing 
device discussed in this thesis can also be used in preparing similar 
estimates for air conditioning. However, this aspect has not been ex­
plored in this work. 
A. The Electric Heating Probleml,4 
Basically, maintaining a desired indoor temperature for a °building 
through electric heating, during cold seasons, consists of-putting into 
the building the same amount of heat which it loses to the outside due 
to the temperature difference between the interior and outside of the 
building. The KW capacity of the heating equipment and, hence, the annual 
operation cost of the system depend on this heat loss. The· first step 
in the preparation of estimates thus involves the computation of heat 
loss in buildings. 
There are six possible ways that heat is lost from a ouilding: 
.windows, doors, outside walls, ceilings, floors and infiltration. Infil­
tration refers to the heat loss through cracks and openings around windows 
and doors and takes into account open windows, doors, ventilators, etc. 
The hea.t loss in B. Th. U. /hour (British Thermal Units / hour ) from a 
surface is given by, 
Hea t los s = A x U x �t 
? 
where, A i s  the area o f  the surface in ft . -
(l-1) 
U i s  a constant depend ing on the material of the surface 
and 6t is the tempera ture d i f f eren t ia l  
B. Defini t ions
l
,4 
Tempera ture dif feren t ia l  i s  the difference between the indoor 
temperature and the outdoor des ign temperature. Ou tdoor d es ign tempera-
ture is generally accep ted as being 15° higher than the lowes t tempera-
ture on record. The outdoor mean temperature is rela ted to the heating 
season through degree d ays: the number of degree d ays recorded for any 
one day being the d ifferenc e between 65°F and the mean temperature for 
that d ay . 65°F is arbi trarily c hosen as a base reference temperature. 
The total degree days f or each d ay of the heat ing season are obtained by 
summing up the ind ivid ual degree days for each d ay of the hea t ing season. 
Char t s  have been developed based on several years of observations, to 
represent the annual degree days for a local it y .  For exeinple , the 
annual degree days for South Dakota is abou t 8,000; for Texa s , about 
4 2,000. 
c. 1,4 Method of Computation of Heat Loss 
r'rom equation (1-1), it is seen that if the area of a surface 
and the c orresponding tempera ture d i f feren t ial are known, then t he 
hea t loss can be c omputed in B .  Th . U . /hour and h ence in KW because 
l KW : 3413 B. Th. U ./hour. In the case of infiltration, the heat 
loss
.
is computed on an as sumption (based on systematic observations) 
4 
that 75% to 100% of the volume of the air in a par ticular room is effec t­
ively replaced by the cold air outside the room every hour . Hence , the 
da ta used for computation of heat loss due to infil tra tion are the volume 
of air inside a room which is approximated as the vo lume of the room it­
self , and the temperature differential. When multiplied by an appro­
pria te cons tant , these values will give the KW necessary to heat a room . 
Based on the above approach ,  the obvious method of  computa tion o f  
heat lo ss will b e  to refer to an available char t which will supply the 
appropr ia te constants .  One such char t is shown in Table 1-1.B This 
char t gives the constants for dif f erent temperature differ entials met 
with in prac tice and for diff erent surfaces l ike outsid e  wal ls or floors , 
etc . The heat loss can be computed by multiplying the area of  the ex­
posed sur face by a constant , for a par ticular temperature d ifferential . 
This temperature d if f erential is fairly constant for a particular area . 
Most par ts of South Dako ta correspond to a temperature d if f erential of 
90°. This approach is  applicable to infiltration also , except that in 
this case ,  the heat loss is given by the produc t of the volume of the 
room and a cons tant . 
Heat los s  due 
to infiltration 
} • (Floor area) x (Height of the room) x (Constant ) 
The heat loss for each surface of a room along with the infiltra­
tion loss may be hand computed .  The total sum of the heat loss for 
individual rooms in a building will determine the KW capacity of the 
heating equipment required . 
TABLE 1-18 
MULTIPLICATION CONSTANTS 
Item Temperature Differential (
°F) 
70 75 80 85 90 95 
Ceiling/sq . ft . 2 . 00 2 . 20 2 . 30 2 . 50 2 . 60 2 . 70 
Walls /sq . ft. 1 . 20 1 . 30 1 . 40 1 . 50 1 . 60 1 . 70 
I 
Floor/sq.  ft . 1 . 40 1 . 40 1 . 60 
I 
1 . 70 1 . 84 1 . 90 
Windows , storm sash 
and doors/sq .  ft . 9 . 20 . 9 . 90 10 . 00 11 . 00 11 . 90 12 . 50 
Infiltration/cu. ft. 0 . 37 0 . 40 0 . 42 0 . 45  0 . 47 0 . 50 
U1 
Annual estima·ted cost of operation can be determined as follows: 
Annual KWh (Kilowatt hour) usage = HL x DD x l8.5 TD (1--2) 
HL = Total heat loss for building in KW 
DD = Annual degree days for locality 
TD = Temperature differential 
Annual cost = (Annual KWh usage) x (Local power rate) (1-3) 
All the above steps may be hand computed to arrive at a desired 
estimate. For a more detailed discussion of the electric heating cal­
culations, the reader is ref erred to the literatu
.
re. 
4 
A calculator is being used by H & D. Electric Company to prepare 
·their estimates for electric heating problems� However,_ i t  is found . I 
u 
that the calculator often gives erratic estima tes. The calculator used 
i 
by H & !> Electric Company is designed to give an estimate of heat loss 
for any single room in a building. The individual KW requirement for 
each room is summed up_ separately by hand to obtain the total KW re-
quirement for a building. This is then used as data in the above cal-
culator to get the annual operating cost. 
D .  Aim of Thesis 
It is the aim of this thesis to develop a computing device w�ich 
can·handle the above calculations effectively so as to gi ve an accurate 
-estimate of KW requirements and annual operating cost. In attempting to 
do this, an independent investigation was carried out, to develop a 
computer which utilizes state-of-the-art techniques and components. The 
main constraints that were kept in mind while developing this ccmputer 
prototype were as follows: 
(i ) The cos t  of available calculators is approximately $ 500 . 00. 
7 
The present investigation is to yield a cumputing d evice whos e  manufac­
turing cost should be kept as low as possible, hopefully to be competi­
tive with existing models .  
(ii) The device should be portable . 
(iii) The computing device should improve the accuracy of  
estimates of annual operating cos t  and KW requirement ,  and display these 
results in a readable fashion . 
CHAPTER II 
SYSTEM CONCEPTS 
A. Development of  the Scheme 
The first question that arises is whether to build an "all­
digital" , "all-analog" or "hybrid" system. The input s tage of  the 
system may be analog ra ther than digi tal because of the problems assoc­
iated with the f eeding of data into a digital system. The common way 
of feed ing data into a digital sys tem is to use d igital key board s . 
However , these key boards and associated auxiliary units are relatively 
expensive . For handling this particular prob lem of computing the esti­
mates, it is poss ible to feed the da ta by less expensive methods into an 
analog system without losing desired accuracy . Therefore ,  an analog 
read-in stage seems to be more desirable . Digital read-outs , however , 
present the results of computations quite effec tively and can be r ead 
to greater accuracy than analog read-outs . Therefore, it is  d esirable 
to utilize a digital  read-out for the sys tem .  Of necessity , an A/D 
(Analog-to-Digital) conversion stage mus t be introduced at some suitable 
point in this system, where analog outputs are conver ted to output 
results in digital form. --
By using IC (Integrated Circuit )  components wherever possible , 
the system can be  built with minimum overall phys ical dimensions and 
weight . Furthermore ,  the u�e of  IC components can reduce the total 
manufacturing cost.of the final produc t because of the relatively low 
par ts cos t and ass embly costs o f  connnercial IC elements for analog and 
digital systems . 
The to tal cos t of  building the sys tem is ano ther impor tant factor 
to be considered . The aim of this investigation is to build the proto­
type of a computing d evice which can give accura te estimates of the KW 
requirements and annual operating costs for elec trically heating a 
building a t  a competitive produc tion co st . It is very probable that at  
times the cost of a component for the system and computational accuracy 
requirements will clash . A suitable compromise has to be reached to 
satisfy bo th cos t  and accuracy requirements by looking into various 
feasible alterna tives . 
9 
·The time o f  operation of the device is also a matter of considera­
tion . The time taken by the computing device af ter the data have been 
f ed in by the opera tor until the final d isplay of the resul t  at the out­
put stage of the device should be limited to a few seconds . 
Three basic schemes are inves tigated by the author for the fabri­
cation of the computing system . The following three sec tions d escribe 
the concepts of these schemes . 
B .  Sys tem-I 
The functional block diagram of the first system concept is 
shown in Fig 2-1. Input data is entered into the calculator via three 
input adjustments . Two of the inputs could be area and a multiplication 
cons tant for the heat loss calculation associated with the floor area . 
When calculating the heat loss due to ceiling, floor , outside walls and 
doors and windows , there are only two input data values ; the surface 
/. 
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area and a mul tiplica t ion con s tan t . In all these cas e s , t h e  remaining 
input would be kept at unity. However, when calcula t ing the h e a t  l o s s  
due to inf i l tra t ion , the inpu t s  would be surface area, a multi plication 
cons tant, a nd the he ight of the room. A l so, the da ta could be the KW, 
a multiplica tion cons t an t K (explained la t er· in thi s· sec t ion) and the 
local power ra t e for the calculation of the annual cost. 
One of the s imples t me t ho d s  o f  f eeding thes e  d a t a  in to the sys tem 
would be in the form o f. DC v o l t ag e level s through a calibra t ed voltage 
divider. These da t a  are mul t iplied toge ther by an analog multipl ier. 
The outpU'c of the mul tiplier is a DC voltage analogou s· to the hea t los s  
i n  KW. The A/D conver ter in Fig 2-1 transforms the output DC voltage 
of the mult iplier lnto equiva lent binary s ignals. The s e  binary signals 
enter Register-I where t hey ar e stored t emporarily. The control block 
is respons ibl e for carrying ou t the sequenc e of operation af ter this 
point . Con t ro l  tr:i.ggering can be manual or automatic and. i s  done af ter 
the informa t ion from the A/D converter has entered Regis t er-I. · when 
the con trol i� tr iggered , the cont ents of Regi s ter-I is pas s ed on to 
the digital adder input A. Simultaneously, the co nt ent s  o f  Regi s ter-II, 
. which is ini t i ally set to zero, is transf erred to di gi ta l adder inpu t B. 
Inputs A and B ar e  then added digitally by th e adder. As soon as the 
addition is complete, the control tr ansfer s the sum A + B to Regist er -II, 
destroying the information pr ev ious ly stored there. Thi s  will complete 
one cycle of opera t ion and the r esul t can be displayed by the digital 
read-out. 
The opera tor then continues to en ter the�second group of input s. 
The second group o f  data goes through the sequences of multiplication, 
12 
A/D conversion and s torage in Register-I, as before . Again, on trigger­
ing the control, the adder sums up the current information in Register-I 
and Register-II; the latter is holding the result of the previous calcu­
lation.  The new sum, A + B,  is the to tal heat los s  due to the previous 
and present groups of input data . The control transf er s  this new sum 
to Register-II and in doing so, the previous information present in 
Register-II is destroyed . The process may be repeated to get the d e­
sir ed to tal heat loss in KW, which can be read from the digital read­
out .  I f  the c�paci ty o f  the storage i s  exceed ed, i t · will b e  s ignalled 
by an overflow indicator . 
To compute annual operating cost, the formula (1-3) is used . It  
is desirable to  compute the quantity DD x 18 . 5/TD f or a par ticular 
locality and use it to calculate the annual operating cos t . This quan­
tity is referred to as the cons tant K in this thesis . 
The digital read-out and the Register-II are reset to zero af ter 
taking the total KW reading for all input sets . The annual operating 
cost will be computed and displayed by the sys tem if the to tal KW, 
local power rate and constant K are entered as inputs . The sequence o f  
operation that will  occur within the computing system will b e  identi­
cally the same as before . 
The above scheme is  not fabricated b ecause several complexities 
are involved . They are: 
(i)  A 12-bit A/D converter is desirable to perform the A/D con-
version for the above sys tem .  The cos t o f  such an A/D converter a t  
present i s  around $360 . 00 and above . 
(ii) Two-input analog multipliers available in the form of IC 
chips are relatively expensive. A typical conunercial multiplier cos t s  
around $40.00. Since there are three channels for multiplication, two 
multipliers mus t be used, raising the cos t of the multiplication stage 
prohibi tively. 
(iii) The input data to the analog multiplier will have wide 
fluc tuation s  in magnitude. This is due to the fac t that the input s are 
different quantitie s like area, multiplication con stan t s, local power 
rate and KW having widely different magnitudes. All these inputs have 
to be fed through the same three input channels.. Consequen tly, the 
scaling problems involved require complex divider networks. 
(iv) Even though the digital sec tion of the sys tem after the A/D 
converter looks simple, a lit tle thought will indicate that several 
stages of serial- to-parallel and parallel- to-serial and/ or (BCD-Binary) 
and (Binary-BCD) conversion stages will be required to perform all the 
desired operations· of addition and digital display. 
C. System-II 
System-II is a modification of Sys tem-I. The modifica tions are 
centered around the aspec t s  discussed above. Fig 2-2 shows the func­
tional block diagram of Sys tem-II. The principle of operation of this 
modified sys tem is as follows: 
1. Voltage Dividers 
The abbrevia tion VD is used to denote Voltage Divid er in the fol­
lo���g discussion. The number immediately following VD denotes the 
272123 SOUTH DAKOT.A 5TATE UNJVERSlTY LIBRARY 
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Channel 1 
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Fig 2-2. System-II 
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channel number and the number following the channel number denotes the 
number of the_ voltage divider. VD42, for example, is the second voltage 
divider in Channel 4. Each channel from 1 through 6 receives one type 
of input data and processes it. Channel 1 is f or the data pertaining 
to the ceiling, Channel 2 for that of the floor, Channel J·for that of 
the outside walls, Channel 4 for that of the doors and windows, Channel 5 
for that of the infiltration and Channel 6 for the data pertaining to 
the calculation of annual cost. 
VDll, VD21, VD31, VD41 and VD51 receive the corresponding input 
data as a surface area in sq. ft. {square feet) and give an output in 
the form of DC voltage levels proportional to the input data. The in­
puts to VD12, VD22, VD32, VD42 and VD52 are DC voltages proportional to 
the respective areas. If the input voltage of any particular VD is V, 
its output voltage is (o.. V) volts . By suitably setting the VD, O.can 
be made proportional to the multiplication constant for any particular 
channel. However, the voltage dividers will scale down the magnitude 
of the output voltage. Thus, by setting VD12, VD22, VD32, and VD42 
to correspond to the desired multiplication constant for each channel, 
the output voltages of these voltage dividers in the system will be a 
measure of the heat loss in KW for each channel. For Channel 5, one 
more voltage divider, VDSJ, will be required to set the height. The 
· output voltage of VD53 in the system will be proportional to the heat 
loss in KW due to infiltration. Here, VD52 is used to set the multi-
plication constant for Channel 5. 
VD61 may be used for setting KW �f heat loss, VD62 for setting the 
multiplication constant K and VD63 for setting the local power rate. 
The output of VD63 will be a DC volt�ge proportional to the annual oper-
ating cost. 
Thus, in System-II, the input data are fed through six channels; 
whereas in System-I, the input data are fed through three channels. 
This modification makes the scaling problems much easier to handle. 
Also, voltage dividers replace analog multipliers in many instances. 
2. Suraming Amplifier 
The outputs of VD12, VD22, VD32, VD42 arid VD53 are summed, using 
a summing amplifier·, 
I 
to obtain a voltage proportional to the total heat 
I 
loss in KW for a particular set of inputs. 
3. Selector Switch 
The selector switch modifies the system connections for either 
heat loss computations or for the annual operating cost computations. 
It connect s  either the output of the sunnning amplifier or that of 
Channel 6 to a VCO (voltage controlled oscillator). 
4. vco 
The VCO, along with the wave shaping circuit, functions as part of 
an analog-to-digital converter. It transforms its input DC voltage into 
a pulse train. A linear relation is obtained between th� input DC 
Voltage magnitude and the frequency of the pulses over the operating 
range. Thu s ,  the output of the summing amplifier, which is a measur� 
17 
of the heat loss in.KW, fed through the selector switch is transformed 
to a proportional frequency of pulses at the output of the VCO. 
5. Waveshaping Circuit 
The wave shaping circuit reshape s the wave form of the pulses 
generated by the VCO so that these pulses c an.be detected by the digital 
circuits following the VCO. 
6. Gate 
The gate is a dig ital circuit which, in conjunction with the timer, 
allows the output pul ses of the VCO to pass to the next stage in the 
system for a controll ed interval of time. 
7. Counter 
During the time interval the ga te is open, as determined by the 
timer se t ting ,  the pulse train from the VCO enters the digital counter. 
The counter counts the number of pulses fed to its input. The frequency 
of the pu lses and, hence, the number of pulses per 'unit time is pro-
portional to the heat loss in KW or the annual operating cost (depend-
ing on t he input to VCO as decided by the position of the selector 
switch). The output count of the digital counter is a measure of the 
above quantities if the gate interval i s  kept constant. By suitably 
adjusting the gate interval, the counter output, which is a number in 
the. form· of coded pulses, can be made exactly equal in value to the 
actual value of the heat loss in KW or annual operating cost as the ca s e  
li·iay be £or any particular set f o_ input data. Since ::he vco and voltage 
dividers are linear devices, this scaling will be constant over the 
entire operating range of the system. 
8 .  Digital Read-Out 
The digital read-out displays the output of the counter so that 
the final computed result can be easily read by the operator. 
D. System-III 
18 
System-II, when fabricated, can be used as a computing aid for the 
estimation of heat loss of a single room at a time. If the heat loss of 
an entire building consisting of several rooms is to be calculated, 
then the heat loss of individual rooms should be computed using this 
computing device and the n they must be added manually to get the total 
he at loss. The operating cost can be computed once the heat loss is 
known. System-III is a modified version of System-II and is designed 
to perform the addition of heat loss due to individual rooms to give 
the total heat loss. This modification makes System-III a self­
contained computing aid for handling the electric'heating calculations 
for an entire building. 
The functional block diagram of System-III is shown in Fig 2-3. 
It is seen that System-III functions in identically the same· way as 
.System-II, except for the circuitry after the counter in System-III. 
When the first set of input data is entered, the result is computed by 
the system and is available in the form of a digital number at the 
output of the counter. The information from the counter is transferred 
to Register-I and is stored there temporarily. Register-II is initially 
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Fig 2-3. System-III 
...... "° 
set to zero . A signal from the control transfers the information from 
Register-I and Register-II to the inputs A and B of the adder, res­
pectively, and then the adder sums up A and B to give A + B. The sum, 
A ·+ B, is transferred to Register-II where it is stored. The previous 
information stored in Register-II is automatically destroyed when the 
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sum A + B is entered into it. Then, the operator can insert the second 
set of input data and the system goes �hrough the same sequence of opera­
tions as before. The process can be repeated and the individual results 
are continuously totaled to give the final result. The capacity of 
the Register-II and that of the adder set the limit on the maximum 
magnitude of the final result. If the capacity of the Register-II is 
exceeded, it can be indicated by lighting an overflow light. The final 
computed result as well as the intermediate ones can be displayed by 
the read-out. 
CHAPTER III 
CIRCUITRY AND CONSTRUCTION 
In this chapter, the actual circuits used in constructing the 
prototype are discussed. The prototype of the system is developed using 
the concept of System II proposed in Chapter II. The salient features 
of the hardware used in the various circuits and mechanical construction 
are indicated. A cost analysis of the system is included at the end of 
the chapter. 
A. Circuit 
1. Voltage Dividers 
In Fig 3-1, the circuits within the dotted lines are used as volt­
age dividers for the system. Continuously variable precision potentio­
meters would be excellent voltage dividers for VDll, VD12, VD21, VD22, 
VDJl, VD32, VD41, VD42, VD51, VD52, VD61, VD62 and VD63. However, these 
potentiometers are relatively expensive. Two other types of voltage 
dividers are used in the prototype. 
The voltage dividers VDll, VD21, VD31, VD41, VD51 and VD61 are 
constructed using single pole, multi-position rotary switches and 
precision carbon resistors. Fig 3-2 shows the schematic diagram of the 
voltage divider circuit using a rotary switch. If a voltage of V volts 
is applied across the terminals A and C, then the voltage across the 
terminals A and B is given by, 
- - - - - - - - - - -- - - - --- -. 
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Fig 3-1. Voltage dividers and summing amplif iers 
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VAB• t xRi' (3-1) 
where R equals the total series resistance across A and C, or 
and, Ri equals the total series resistance across A and B, or 
and subscripts 1, 2, • • •  i, • • •  n, refer to the contacts of the switch. 
Since V and R are constants, t is a constant. In this type of 
voltage d ivider, the voltage division is not continuous but is discrete. 
However, if R1 • R2 • • • •  •Rn-l and if n is large, this type of volt­
age d ivider can be thought of as an approximation of the continuous 
type. This stepwise approximation introduces computational errors when 
the input data assumes a value between the fixed values of voltage 
division. By suitably calibrating the voltage divid er and increasing the 
number of contact positions of the switch, the computational error can 
be reduced to tolerable magnitudes. A d iscussion of the error intro-
duced by this approximation is given in Chapter V. 
In the prototype, VD53 of System II is replaced by an operational­
amplif ier, OA7, to carry out the multiplication at that stage. Referring 
·to Fig 3-1, the input voltage ViS and the output voltage V05 are related 
as, 
(3-2) 
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The gain of the amplifier 
Rf 5 is varied to correspond to the height of 
Ri5 
the room. A variable precision resistance for Rf S is utilized to insert 
the data. This arrangement is employed for facilitating the scaling of 
the system. Another reason is that the input impedance of the opera-
tional amplifier with feedback can be made reasonably high by the 
appropriate choice of Ri and Rf • A high input impedance is a necessity 
to prevent loading of the previous vol�age divider VD52. 
Isolation has to be introduced between successive voltage dividers 
in all the channels for the same reason explained above. Voltage 
follower circuits using .operational amplifiers are utilized f or this 
purpose. 
Referring to Fig 3-1, it can be seen that Channels 1 through 5 
employ five voltage followers (indicated by the abbreviation VFl, VF2, 
VF3, VF4 and VF5) using op-amps OAl, OA2, OA3, OA4 and OAS. When the 
computer is in use, either Channels 1 through 5 or Channel 6 is con-
nected to the system depending on the position of the selector switch. 
When Channel 6 is used, three voltage followers in Channel 1 through 5 
are d isconnected f rom the system and are connected to the appropriate 
points in Channel 6. This results in a saving of three op-amps re-
quired for Channel 6. 
Small precision resistors of the continuously variable type are 
used for VD12, VD22, VD32, VD42, VD52 and- VD62. VD63 is a continuously 
variable precision potentiometer. 
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2. Summing Amplifiers 
SAl-and SA2 shown in Fig 3-1 are the summing amplifiers. For 
SAl, the output voltage V
01 
is related to the input voltages Vil• vi2, 
vi3 and vi4 as, 
vol = -Rfl {
Vil + Vi2 + vi3 + vi4} 
Ril Ri2 Ri3 Ri4 
If Ril = Ri2 • Ri3 a Ri4 = Rfl' then, 
The value of Rgl can be chosen as, 
Similarly for SA2, if Ri6 • Ri7 • Rf2 
(3-3) 
(3-4) 
(3-5) 
VR2 is a precision variable resistance used for the purpose of calibrat-
ing the system. 
3. vco 
Fig 3-3 shows the schematic dia�ram of the VCO. It consists of 
·two parts: an integrator and a voltage d etector, which are op-amps OA9 
9 
and OAlO respectively. 
A positive DC voltage applied at the input terminal Z of OA9 is 
transformed to a negative going ramp at its output due to the capacitance 
Cf in its feed back path. OAlO acts as a volt
age detector with the 
• 
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thr esho lds V thl and V thZ d e t e�mined by the Z ener d iod e ZD
2 a nd r e s is tors 
R1 and R2 • ZD2 i s. co nnec t ed through a resis tor R4 to the neg a t ive 
sour c e  vo l tage v- . As sume tha t V thl < V thl . In i t ially , the o u tpu t 
vo l t age o f  t he integr a t or , V03 , is zer o vol t s  wher eas the o u tpu t o f  t he 
vol tage d e t e ct or , V04 , i s  the nega t ive satur a t ion vo l t age o f  OAl O , 
- Vsa t •  The thr e shold vo l tage ap plied to the non-inver t ing t erminal of 
OAlO i s  V t hz • As soon as a pos i t ive DC vol tage is ap p l i ed to the in­
put o f  the integr a tor , the capa c i to r  Cf c harges unti l the vol tage a t  
the o u t pu t  o f  OA.9 i s  Vthz · This tr iggers OAlO and i t s  ou t pu t g o e s  to 
+ Vs a t , the po s i t iv e  sa tura tion vol tage . In turn , + Vsa.t appl ied to 
the gat e  of the N-Chann el MOS-FET turns i t  on . The capac i t or then 
d i s c harges thr ough the MOS-FET dra in·-source c hann el and c lamps the 
vol tage v0 3 at V th 2 • As the c apac i tor d ischarg es , V03 r i s e s  toward s 
0 vol t s . However , when V0 3 r eaches V thl ' V04 swi tches back to - vs a t · 
This compl e t es one cycle o f  o p era t ion , sinc e the original s tar t i ng 
cond i t ion is r es t or ed . The pro c e s s  repea ts a gain and r e sul t s  in a 
pul s e  train a t  the o u tpu t o f  OAlO . 
Diod e D and Zener d io d e  ZDl along wi th r e s i s tor R3 s tabil i z e  the 
va lu e  of V t h2 • The wave f o rms of V 0 3 and V 04 are sh own in Fig 
3-l• (b) 
and ( c ) . 
The f r equency o f  the pul s es a t  the out pu t  of OAl O i s  d ep en d en t  o n  
the ra te o f  charging and d i s charg ing of the capac i tor Cf , a s s uming tha t 
the MOS-FET and vo l tage d e t ec to r  c ircui t respond ins tan taneou s ly . 
Fig 3-4 (a) shows the charg in g  time tc and d i scharg ing time ta o f  t he 
capac i tor Cf . Ref er r i ng · to F ig 3-3 , the input /a nd out pu t o f  OA9 ar e 
rela t!ed by > 
V oJ 
'thl 
\h2 
V o4 
+vsat 
� 
0 
-Vsat 
v 6 
0 
-
(a) 
- -
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Fig 3-4 . Waveforms for voltage controlled oscillator. 
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V 03 = - _
v
_i_6 __ 
SRi8Cf 
In the t ime domain ,  
== -
(3-6) 
(3-7 ) 
(3-8) 
(3 -9 )  
S ince V0 3 i s  fixed b y  the t hr esho ld v o l tage Vth2 ' and R18cf is a con­
s tant , Vi6 and t c are r e l a t ed linearly during the charg ing t ime . The 
d i scharge t ime td i s , 
(3-1 0)  
where Ve i s  the ini tial vo l t ag e  and Ve ' th e final voltage acr o s s  Cf , 
!\ii is  the on-r esi s tanc e  o f  HOS -FET . The above rela tion sliows that td 
is no t linear wi th Ve ' .. Ve ' wi ll be varying every t ime v16 c hange s . 
Ve Ve 
However , if t he t ime cons tant l\nCf is v ery smal l iµ compar ison to R1 sC f 
a nd a t the same t ime , the varia t i o n  in Ve ' and Ve is no t pronounc ed , ta 
Will be nearly cons tant . 
The pul s e  train from th e ou t pu t  t erminal "'o f  OAlO is f ed to an NPN 
swi tchi ng trans is tor ST as shown in Fig 3 ·-3 . ST pas se s only posi t ive 
30 
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pulses as shown in Fig 3-4 (c) . The magnitude of v0 6 during the posi­
tive cycle is� 
(3-11)  
+ 
where V is the positive supply voltage to the collector of ST and VCE 
is its collector-emitter drop. 
4 .  Waveshaping Circuit 
The waveform of the pulse train at the output of the switching 
transistor, shown in Fig 3-4 (c) is for an ideal case. The j unction 
capacitance of the transistor and finite slew-rate of OA!O along with 
any stray noise entering the system will modify the shape of the pulse. 
To obtain rectangular pulses with sharply rising edges, two inverters 
are connected in series at the output of the transistor as shown in 
Fig 3-5. 
5. Gate 
Fig 3-6 (a) is the schematic diagram of the gate circuit. The 
pulse train from the waveshaping circuit enters input A of the two-input 
nand gate. Input B of the gate is connected to a one-shot multivibrator, 
which functions as the timer. When the multivibrator is triggered, its 
output goes to a high voltage for a fixed time duration . This allows 
the pulse train to pass through the gate. When the output is low, - no 
pulses can pass through the gate. An inverter connected to the output 
of the gate regains the original polarity of the pulse train. Fig 3-6 (b) 
shows the timing diagram for the gate. 
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Fig 3-6 ( b ) . Con t rol opera t ion o f  the ga t e  
32 
3 3  
6 .  Counter 
Decad e counter s  wi th BCD (Binary Cod ed Decimal ) ou tpu ts · are used 
to count the pul s es . Th e number o f  s tages o f  d ecade counters r equir ed · 
for the sys t em d epend s  on the s c aling , accuracy and the calibrat ion o f  
the sys tem .  I t  a l so d e t ermines the number o f  d igits d isplayed i n  t he 
digi tal outpu t d i splay. 
7 .  Digital Read-Ou t 
The scheme employed for c ounting and d igi tal d i s p la y  is shown in 
Fig 3- 7. The d igi tal d i splay is buil t wi th seven-segmen t  numeral d is- · 
play tubes . BCD-seven-segmen t d ecoder /drivers are required to perform 
the BCD to seven-segmen t convers ion and also supply the necessary 
curr en t to l ight the segments of each read-out tub e . 
B .  C ircuit De sign and Impl ementation 
Fig 3-8 shows the compl e t e  c ircuit of the ac tual sys tem .  The 
rel evant charac ter is t i c s  of  the component par t s  used in the c ir cuit ar e 
given in Append ix I .  
The Fa ir child µA7 4 1  i s  the o p-amp u s ed in all c ircuit s . 5 It is 
operated f rom sup ply vol t�ges o f · + 14V . The input vo l tage swing of 
µA7 41 is to b e  r e s tr ic t ed to + 1 4V .  This s e t s  the l imi t s  fo r the inpu t 
voltage a t  the vol t age fol lowers VF! , VF 2 , VF3 , VF4 and V F5 . 
VDl l , VD21 , VD31 ,  VD41 , VD51 and VD61 ar e construc t ed u s ing 
"Ceutralab" 24-po s i t ion ro tary swi tc he s  and precision c arbon r esistor s . 
All the above vo.l. ta ge d iv id e r s  ar e f ed through a f ixed resi s to r  to 
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Fig 3- 7 .  Counter and digital read-out 
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produce 1 2V from the 14V supply. Thus, the maximum input voltage to 
the voltage followers is 1 2V. 
36 
To analyze the scaling procedure ado pted for the v.ol tage divider 
circuits, Channel 5 is chosen as a typical case. For VD51 , 21 contacts 
out of the 24 of the rotary switch are used to co nnect 20 · precision 
resistors, each 316 ohms, in ser ies across the 12 volt reference volt-
age. The value of these resistors is a rbitrary except that the total 
resistance R across the terminals A and C of the rotary switch should be 
much less than the input impedance of the voltage fo llower VF5 to insure 
good isolation. With the typical input resist ance of 1 Megohm for 
µA.741 , R = 316 x 20 = 6. 32 K is a reasonably go od figure. The current 
drawn by VD51 is 1. 9 mA .  The voltage of 12 volts is chosen to corres-
pond to 360 sq. ft. of floo r area. The above figure for floor area can 
accommodate that of a single roo m of a bu ilding of no rmal dimensions. 
The scale factor is , lV • 30 s q. f t . ; therefor e ,  each division on VD51 
corresponds to 18 sq. ft. 
A 2K precision variable resistor is chosen for VD52. The maximum 
current drawn from VF5 is 4 mA. 
0 . 47 
10 
VD52 is to be set to perform the multiplication by the constant 
The factor 10 in the denominator is the constant scale factor of 
division f� r the voltage dividers VD12 , VD22 , VD32 , VD42 and VD62 also . 
However, to reduce the magnltude of the feedback resistor RfS in the 
actual circuit , VD52 is set to perform the multiplication 0.
47 x 3/ 10. 
The variations in Rf can be m
onitored by using a dial calibrated in the 
height values. In the prototype with Rfs
· ·  SOOK , RiS • 104K ,  the height 
can be v�ried up to a maximum of 14 feet correspond
ing to a maximum gain 
37 
of 4. 67. 
The scaling procedure for all the other channels follows the same 
approach and results in the component values shown in Fig 3-8 . 
The voltage division and hence the calibration of VD61 is not 
uniform. Lower values of the KW scale are emphasiz ed through smaller 
subdivisions. The first 10 divisions correspond to 0. 1 KW to 1 KW in 
steps of 0. 1 KW; the next 9 subdivisions correspond to 2 KW to 10 KW in 
steps of 1 KW and the 2 upper subdivisions correspond to 15 KW and 20 KW .  
The reference voltage is again 1 2  V which equals 20 KW, o r  a scale 
factor of 1 V • 1. 667 KW. 
VD31 uses 20 resistors each of 301 ohms. Calibration is uniform 
with a scale factor of 1 V • 10 sq. ft. or each division equals 6 sq. ft. 
The introduction of the multiplication factor 3 is absorbed in scaling 
VD32. Door/window area of 120 sq. ft. is compatible with a maximum 
floor area of 360 sq. ft. 
For VD41, 301 ohms resistors are used instead of 316 ohms as for 
VDll VD21 O r  VD51 The Scale factor for Channel . I, 2 or 3 is 1 V • ' , . 
30 sq. ft. 
The multiplication constants are set through 2 K precision vari­
able resistors for all the channels as shown in Fig 3�8 . 
When operated at + 14 v supply µA7 41 has -V sat::: -12 volts and 
+V sat • +12 volt s. With -V sat s -12
 V, V 04' -;:::: -9 V 
due to the combined 
action of d iode D and Z Dl. This sets the threshold, 
v th2 
- ( { -9- (  -6. 3) } x 15) + (-6. 3) = -7 v . 
(48 + 15) 
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When OAlO i s  d r iven t o  sa tur a t ion wi th a pos i t ive ou tpu t, v04 ' = 
d iod e D is reverse b ia s ed . Henc e , 
1 2  V ·  ' .  
= 
( { 1 2  - (-6 . 3) } x 1 5 )  + (-6 . 3 ) � -2 . 7  v (48 + 1 5  + 9 . 83 )  
Whi le d es igning the pro to typ e ,  i t  was kept i n  mi.nd that t h e  VCO was an 
impor tan t  compo nent and t he per f ormance of the ent ire sy � t em is greatly 
d epend ent on the c harac t er i s t i c s  o f  the VCO . The perf o rmance in r e -
la t ion t o  f r equency o f  t h e  o s c ill a t or i s  a maj or fac to r  t o  be evalua ted 
in this inve s t iga t ion . The cho ice o f  the f eedback capa c itor Cf = 21 50pF 
and R
iB 
: 464 K ar e mad e w:i. th a v iew o f  o b taining a fr equ ency of a f ew 
hundred s o f  Hz to KHz range . 
, 
Two inv er t er s  o f  the Hex inver t er SN74041 are used for reshap ing 
the wav e  form . The mul t iv ibr a tor SN7 4 1 21 d"el ivers a f ixed dura t ion 
outpu t  vo l t age when ei ther o ne or bo th of i t s  neg a t iv e  edg e  tr i ggered 
logic inpu t s  go to lo g ical O ,  a nd the posit ive Schmi t t - tr igg er inpu t 
11 
is at log i cal 1 .  Logical inputs · ar� d esignat ed 
·
by Al and A2 and the 
Sc hmi t t - tr i gger inp�� �y B. Append ix II shows the t ruth tab l e  of the 
swi tching logic of the multivibrator and Figs 3-8 and 3-9 show the 
c ircu it connec t io ns used . When the s tar t switch i s o p en , a l o g ic a l  0 
l ev el and log ical 1 l evel a r e  maintained a t  t he inpu ts Al a nd A2 and B ,  
r e�p ec t ively .  When the swi tch i s  closed , Al and A2 go t o  0 l evel and 
B to logical 1 ,  g iving the d es ir ed negative and pos i t ive inpu t  trans i ­
tions nec es sar y  for edg e  t r iggering .  The Schmi t t- tr i gg er inpu
t  i n  
SN7 41 21 i s  prov id ed f o r  level d et ec t ion and is -�o t used in t hi s  c ir cu i t . 
A push bu t to n typ e  o f  microswi tch wi th simp le o pen and c lose c o rt tac t s  
5V 
6 . "531K 
Start -1 J_ 
Fig 3-9 .  
Schmitt-trigger 
input B 
6 . 531K 
5V 
Logic inputs A1 , A2 Ro (l) , 
Ro (2) 
Multivibrator triggering 
circuit 
Reset 1 
Fig 3-10 . Counter reset circuit 
w 
\D 
of the single-throw single-pole type is used as the start switch. An 
SN7 400 is used for the two nand gates in �he triggering circuit. 
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Decade counters SN7490 used in the prototype consist of f our d ual­
rank , master-slave f lip-flops internally inter-connected to provide a 
divide-by-two counter and a divide-by-five counter.
11 
The d ivide-by­
two and divide-by-f ive counters are inter-connected externally to give 
a divide-by-ten counter. The counters - can be reset to zero manually, 
whenever desired. The details of the reset circuit are shown in 
Figs 3-8 and 3-10. The reset/ count logic of the d ecade counter is shown 
in Appendix II. Reset inputs Ro (l) , Ro(2) , Rq (l) and Rq (2) are entered 
through pins 2, 3, 6 and 7 respectively. Pins 6 and 7 are grounded to 
maintain logical 0 level. 
The BCD-seven-segment decoder/ driver SN7 447 accepts 4-bit BCD 
and d ecodes this data to drive the RCA DR2000 Numitron indicator 
tubes. 3 , ll The latter is also operated with a 5-volt supply. As can be 
seen from Fig 3-8 , the circuit uses 4 d ecad e counters and 3 d ecoder/ 
drivers and indicator tubes. 
A rotary switch with 8 independent two-way contact positions is 
used as the selector switch. Fig 3-8 shows the schematic connections of 
the switch. 
The 0. 1 µF capacitors connected between the 5 volt Vee supply to 
counters and ground reduce the fluctuations in Vee during switching 
transients. In the absence of such capacitors , switching transient
s 
can cause current spikes which will result in the malf unction of
 count­
ers. The capacitor should be non-inductive and should be 
mounted with 
leads as short as possible and be placed in close proximi
ty to the 
IC pa ckage wi th minimt� lead length . 2 
The 14 V (v+) , - 14 V (V-) and 5 V (Vee)  DC sup ply are ob tained 
f rom thr ee � 'Wanla s s , "  r egulated power s upply uni ts , each having 1 .  2 
Amper es c apa c ity and opera ted from 110 V ,  60 Hz Ac . 12 The 1 2 V r e-
41 
f er ence vol ta ge for the input voltage d iv id ers ar e d er ived from the 14 V 
sour c e  by adju s ting the vari.able res i s to r s  Ra and Rb (Re f er to ·Fig 3-8 ) . 
The external resis tor and capaci to::-s in the SN74. 1 2 1  mul t ivi.br ator 
cir cuit are for t iming the output pu ls e wid th , the d e tails o f wh ich are 
d iscus sed in Chap t er IV . 
c .  Mechanica l Cons tru c t ion 
I 
F i g s  3-11. and 3-1 2 show the general f ea�ur e s  o f  mechanical con-
I 
I 
struc t i on of the p ro to typ e . The IC chips , op-amps and mo s t  o f  the 
n ssoc iated di s cre te compo n en t s  are wired o n  IC boards wh ich c an b e  
easily de tached from their so ckets f ixed o n  an aluminum cha s s i s . No 
s p ec ial attention was given to keep the overall size of the pro t o type 
to a minimum . The pres ent size of the pro t o type is l l i :  x 6 "  � 1 9 " . I t  
is t o  be no ted tha t the overall s i ze can be reduced t o  much lower 
figures. 
D .  Cos t  
The pro t o type i s  buil t  a t  a cos t o f  about $190 . 00 .  Thi s  exc lud es 
the c ost  of pr oduc tion . However , if the compu t ing d evlce is manu fac tur ed 
by a c ompany ,  the c o s t  of the c omponen t s  will be reduced t o  about . 7 0  -
_ 80% o f  the to t al c o s t  given below . Thi s is due to the fact t ha t  the 
Co s t f i 1 � � or.ocu1· ed i· r:l lar g er nurr.b ;e.r s • o : t ·\e co;nponen t s  are reciu c eo v'41en. _ . 
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The following is an itemiz ed listing of the component costs. 
RCA DR2000 
TI SN7490 
TI SN7447 
TI SN7400 
TI SN7404 
TI SN74121 
2N4351 
1N914 
1N832A 
1N957A 
Rotary switches 
P recision variable 
resistors 
µA741 
3 @ 5 . 50 
4 @ 2 . 19 
3 @ 3 . 36 
2 @ a . so 
1 @ 0 . 63 
1 @ 1 . 11 
1 @ 2 . 85 . 
1 @ 0 . 30 
1 @ 3 . 90 
2 @ 1 . 40 
8 @ 2 . 38 
20 @ L OO 
10 @ 1 . 50 
$16 . 50 
8 . 76 
10 . 08 
1 . 00 
0 . 63 
1 . 11 
2 . 85 
0 . 30 
3 . 90 
2 . 80 
19 . 04 
20 . 00 
15 . 00 
Power supply units 67 . 35 
Chassis, IC boards, case, 
resistors, capacitors and 
miscellaneous 20 . 00 
TOTAL $189 . 32 
say, $1°90 . 00 
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However, if the power supply unit is designed specifically for the 
present system, it will be less expensive; approximately $ 50 . 00 .  Assum-
ing that the actual component cost for manufacture is 80% of the above 
total component cost, and using the rule of thumb that the retail price 
will be approximately 3 times the total component cos t , the probable 
cost  of a commercial unit may be assumed l S , 
80 x 170 x J = 408 . 00 ;  say , $410 . 00 
100 . 
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CHAPTER IV 
CALIBRATION AND TESTING 
The procedure adopted for testing and calibra tion of  the proto­
type is discussed in this chapter . The operating procedure of the 
prototype is also described . 
A .  Calibration 
Before calibrating the sys tem ,  the performance of the VCO mus t  be 
studied . This is accomplished by applying a DC voltage to the input of 
the VCO in steps of 0 . 2 volts and measuring the· corresponding frequency 
of the output pulses . The characteris tic curve of the VCO is shown in 
Fig 4-1 . 
In order to determine the input-output charac teristic o f  the 
complete VCO-digital subsys tem , a DC voltage is applied to the input 
of the VCO in steps o f  0 . 2V and the corresponding values read from the 
d igital read-outs are noted . Fig 4-2 shows the performance charac ter­
istic of VCO-digital subsys tem. From Figs 4-1 and 4-2 , it can be s een 
that the VCO input should be within the range 0 to 5 . 4  V for the best 
linear operation. 
The system is calibrated in the following way . The voltage 
dividers VDll , VD21 , VD31 , VD41 and VD51 are set for the maximum output 
voltage . With VD1 2 , VD22 , VD32 , VD42 and VD52 set for t he multipli�a­
tion constants of 2 . 6 ,  1 . 6 ,  1 . 84 ,  11 . 9  and 0 . 47 ,  corresponding to 900 
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temperature differential (Ref er to Table 1-1) and a ceiling height of · 
8 feet , the o�tput vol tage of VRl corresponds to a heat loss of  4 . 94 KW. 
VRl is initially adj usted for an input voltage to the VCO o f  5 . 0  vol ts . 
This  initial vol tage setting is no t critical as long as it  is  within 
the allowable  5 . 4  volt  linear · range of the VCO . A suitable value for 
the resis tor and capacitor for the mul tivibrator timing circuit is 
chosen ;  in the pro to type a 34 K and 62- µF is used . The sys tem is 
switched on to the "KW" position and the counter output is no ted as 
displayed on the digital read-out . Tilis is checked against the ac tual 
desired reading o f  4 . 94 .  Any small deviation from the desired read-
ing can be compensa ted for by suitably adj us ting the variable resis tor 
VRL 
To calibrate the sys tem for operation on Channel 6 ,  the process 
is repeated in a s imilar fashion . With VD61 and VD63 set at their 
. 0 
maximum quantity posi tions and the constant K for a 9 0  . temperature 
dif ferential is s et on VD62 , VR2 is initially adj us ted to give an out-
put voltage of 5 . 0 volts . As before , this voltag� level is not critical . 
The digital read-out r eading mus t  be 480 , when the selector swi tch i s  
turned on to the "Cost" position. The value of the timing capacitor is 
changed to 144 µF when the selector swi tch is in the "Cos t"  position. 
(Ref er to Fig 3-8) Any minor deviations from the desired reading on the 
digital read-out can be compensated for by adj us ting VR2. 
B .  Tes ting the Sys tem 
The system is tested for its overall performance by util izing 
different groups of typical data and checking the final re
adings with 
hand computed results . Tables 4-1 and 4-2 show the test results . 
Detailed disc�ssion of  the test resul ts it given in Chapter v .  
C .  Operating Procedure 
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Assume that the computer is to be used for calculating the esti­
mate for the following two-room apartment . 
Room 1 :  
Floor a 160 sq . f t .  
Windows • 1 5  sq . f t .  
Walls • 180 sq . f t .  
Height • 8 f t .  
Room 2 :  
Floor • 226 sq . f t .  
Windows and doors • 30 sq . f t .  
Walls • 260 sq . f t . , 
Height • 8 f t .  
Local power rate • $0 . 015/KWh 
The opera ting procedure is as follows : 
(1 ) Turn the power on. 
-
(2 ) Turn the selec tor switch to "KW" position. 
(3)  Press the "Reset" switch to initialize the counters .  
(4) Inser t the area o f  the floor , the walls , the windows and door s  
arid the ceiling through the appropriate labelled knobs , rounding o f f  the 
f igure to the nearest f igure available on the dial , if r equired . For 
Doors 
rrial and 
No . Windows 
SQ . Ft . 
1 120 
2 60 
3 30 
4 30 
5 81 
6 11 
7 37 
8 15 
9 12  
10 72 
.11 24 
12 33 
TABLE 4-1 
TEST RESULTS : HEAT LOSS COMPUTATION 
Calculated 
Walls Floor Total Computer 
Sq . Ft . Sq . Ft . Heat Loss Reading 
(KW) 
360 360 4 . 940 4 . 94 
-
270 270 3 . 342 3 . 46 
210 224 2 . 525 2 . 56 
245 150 1 . 960 2 . 05 
347 300 3 . 96 8  4 . 05 
91 80 0 . 930 0 . 9 7  
163 145 1 . 881 1 . 9 7  
180 160 1 . 930 1 . 94 
148 90 1 . 100 1 . 16 
306 288 3 . 700 3 . 74 
126 90 1 . 222 1 . 33 
189 153 1 . 940 2 . 13 
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Percentage 
Error 
., 
00 . 0  
+3 . 5  
+1 . 4  
+4 . 6  
+2 . 0  
+4 . 3  
+4 . 7  
+o .• 5 
+5 . 4  
+1 . 1  
+8 . 8  
. 
+9 . 8  
rrrial 
No. 
1 
2 
3 
4 
5 
6 
7 
• 
TABLE 4-2 
TEST RESULTS : ANNUAL OPEARTING COST COMPUTATION 
Tariff  Calcula t ed 
Heat Los s  Ra te C o s t  Computer 
KW ( $ / KWH) ($ ) Read ing 
20 . 0  0 . 01 5  4 80 . 0  480 
10 . 0  
" 241 . 0  246 
1 5 . 0  
f l  360 . 0  36 7 
3 . 0  
I I  7 2 . 0  7 6  
0 . 9  
I I  21 . 6  22 I 
0 . 4  
" 9 . 6 9 
0 . 1  
" 2 . 4 ') . 4;.. 
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Percen tage 
Erro r 
0 . 00 
·-
+2 . 10 
+1 . 94 
+5 . 55 
+l . 90 
-6 . 25 
-1 . 6 6 
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example , if the ar ea of windows and door s is 15  s q . f t . , turn the cor-
r espond ing knob to the 1 8  sq . ft . position. The area of  the c eiling is 
the same as tha t  of the floo r . Al so , enter the ar ea of the floor on the 
d ial marked infiltra t ion. The data for Room 1 is enter ed · as Floor 1 6 2 , 
Windows 1 8 �  Wall s 180 , Inf il tra t ion 1 6 2  and Ceiling 1 6 2 . 
( 5 )  Pr e s s  the " s tar t n  swi tch . 
(6)  No te the final steady read ing on the r ead-ou t .  For example , 
if the r ead ing fo r the data pertaining to Room 1 is obtained as 1 7 5  on 
the read-ou t , i t  is to be in terpr eted as 1 . 7 5 KW .  ThiE i s  t he hea t  
loss for Room 1 and, hence , also the heating capaci t y  o f  equipment 
r e quir ed ·for Room 1 .  
( 7 ) Press the "Reset " switch to init ial ize the count ers again . 
i 
I 
( 8 )  Ent er the d ata for Room 2 through tne appropriate knobs  j us t 
as in S tep (4 ) .  However, in t his case , enter the data without a ny con-
sid eration for the prev iou s se ttings for Room 1 .  Inpu t s e t t ings for 
Room 2 ar e Floor 234 , Windows and d rs 30 , Walls 2 5 2 , Infi l tration 234 
and Ceiling 234 . 
(9) Pres s the " S tar t "  swi tch . 
(10)  No t e  the f inal read ing on the read-out a s  before . Add this 
read ing to th.e read ing o b tained in S tep ( 6 ) . It g ives t he to tal KW 
capacity r equ ir ed. Fo r exampl e, if the read ing corr esponding to Room 2 
is 3 . 25 Kt� , the hea t ing capa c i ty r equired of the equipment for Room 2 
is 3 . 25 KW .  Total capacity fo r Room 1 and Room 2 toge ther i s  1 . 7 5 + 
· J . 25 = 5 KW. 
(1 1 )  Ini tial iz e  the coun t e r s  again , using /t
he " Reset " switch .  
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(12) Turn the selector swi tch to the "Cost"  position . 
(13) Enter the total KW read ing obtained in Step (10 )  and the 
local power rate through the appropriate knobs . The KW read ing may be 
rounded off to the next higher step on the scal e ,  if necessary . 
(14) Press the " Star t" switch . 
(15) Note the final reading on the read-out . For example , if  the 
. reading on the r ead-out is 070 , interpret it  as $ 70 . 00 .  It g ives an 
estimate of  the annual operating cos t  for electrically heat ing the two­
room apar tment . 
Note : The proto type is scaled and set for use a t  a t emperature 
dif ferential of 90° , hence , it is suitab le for use in mos t  parts o f  
South Dakota . The room height , is set in the computer at  8 feet . 
If heating is  desired for only one room , enter the heat loss cor­
responding to that room only to get the corresponding annual operating 
cost .  
CHAPTER V 
CONCLUS IONS 
The purpo se of the pr es ent inves t ig a tion is to d evelo p a c ompu t -
ing d ev i c e  f o r  c ompu t a t io n  o f  the KW r equ ir em en t and annual operating 
c o s t  f or e l e c tr ical ly hea t ing bu ild ings . Tabl e 5-1 pr e s en t s  a c ompa r i -
s o n  b e tween t h e  goa l s  s e t  in Chap t ers I and I I  and t h e  a c hi ev emen t s o f  
the inv es t i ga t ion c arr ied o u t . A s tudy o f Tab l e  5-1 shows tha t t he 
pur po s e  o f  the inv e s tiga t ion and the goa l s  ou t l ined in Chap t er s  I and 
! 
I I  have been me t .  
i 
A d e tailed evalu a t ion o f  the syst em · performance i s  g iven in the 
fo l lowing sec t ion . Mod i f ic a t i ons for improving t he p e r formanc e o f  t � e  
c ompu t er ar e ind ic a ted a t  t he end o f  t h i s  chap ter . 
A .  Eva lu at ion of the S ys t em Per formanc e 
Ref err ing to Fig 4 -1 , it can b e  s een tha t the VCO char ac teri� tic 
is no t s tr ic t ly linear . However , the maximum d evia t ion frc1m l inear i t y , 
wi thin the norma l op er a t ing range , is l imi t ed to + 3%* . The d� i f t  in 
t he outpu t  pul s e  frequ e ncy o f  t he VCO is due to cumula t ive ef f e c t s  o f  
t he va r i a t i o n  i n  t he swi t c hing t ime o f  t he MOS-FET , c apac i tanc e v ar :La-
t ion o f  t he f eed back c ap ac i t or Cf , o c c a s io nal var i a t ions in the supply 
*compu ted o n  t he a s sump t ion t ha t  the id eal cha rac t er i s t ic is a s tra igh t 
l i ne approxima t ion o f  t he cha r a c t er i s t ic c urv e sbm'\ln in Fig 4-1 , ba sed 
o n  t he l ea.s t  s qua.r e e:r- r o r  approxima tion me t hod · 
TABLE 5-1 
COMPARI SON OF GOALS Ai�D ACHIEVEMENT 
OF THE INVEST IGAT I ON 
Go a l s  
(1)  T o  d evelop a comput ing d evice to 
handl e the elec tric heat ing 
problem .  
( 2 )  The compu t ing d ev ic e  shou ld be 
por tab l e . 
( J )  The co s t  of the dev ic e  should be 
l e s s  than the exist ing mod el s , 
if any . 
(4 )\ The c ompu ted r esul t s  should be 
suf f ic ien tly accurate for 
e s t imat io n  purpo ses . 
( 5 )  Compu ted r esul t s  should be easily 
r eadabl e . 
( 6 )  The time o f  compu ta t ion should · be 
lim i t ed to a few second s . 
0 
Ach i evemen t 
(1 ) Three concepts for the d evelopm�n t  o f  t he d e s i red 
c ompu t ing a id have been s tud ied and a pro to t yp e  
has b e en bu il t employ ing one o f  the s e  conc ep t s . 
(2)  The compu ter i s  por tabl e . 
(3 ) One conunerc ia l  model o f  the heat lo s s  c alculator 
GO S ts approxima t ely $ 500 . 00 .  An e s t ima te o f  the 
r e tail pr ic e o f  the compu t er d evelo p ed is $410 . 00 .  
(Ref er to Chap t er I I I  for a d eta iled d i s cu s s io n  
o f  t h e  co s t  analys i s )  
(4 ) To tal p er c enta g e  error introduc ed i s  wi thin t o ler­
abl e  limit s .  The d is cu s s ions of Chap ter V shows 
the d e ta i l s  of the erro r s  introduced and metho d s  
sug gested i f  fur ther accuracy i s  d es i r ed . 
( 5 )  An easily r ead abl e  numer ical d is play i s  provid ed 
in t he compu ter . 
(6)  Ac tual sys tcl,, opera t ion time is l e s s  than 3 . 5  
s econd s . I t  can be r educ ed fur ther i f  desired . 
(Ref er to the d i scus s ion in Cha p t er V )  
• 
Vl 
"' 
5 7  
voltag e  and d evia t ions i n  the sa turat ion vo l tage o f  the - l ev el d e tec tor 
op-amp . Thi s  d r i f t in the VCO outpu t pulse fr equency i s  s omewha t masked 
by the inc lusion of a d ecad e counter , in the l ea s t  s ignif ic an t  d i g i t  
po s i t ion , whose ou tpu t does no t appear d irec tly i n  t he d ispl ay . Fig 4 - 2  
shows tha t VCO-d ig i t al sub sys t em inpu t-ou tpu t c harac t er i s ti c  i s  more 
l inear in an average s en s e  in the oper at ing r ange and has good r epeat­
ab i l it y . 
The fr equenc y o f  the VCO o u tput puls es aff ec t  the s y s t em in two 
ways : 
(1)  Counting t ime : If the fr equency o f  the pul s es is high , the 
time durat ion nec ess ary for coun ting c an be very low and s t i.11 ac hieve 
the d esired cal ib r a t ion . 
( 2 )  Accuracy o f  the d igi ta l display : The accuracy o f  the ou tp�� 
r eading s  c an be inc r ea sed by introdu c ing mor e  co unt er s to get the 
d es ired number of d igits . 
For the present sys t em �  t he maximum pul s e  r a t e  is les s t han 4 �qz .  
The counting t imes a r e  approxima tely 1 . 4 6 sec ond s and 3 .  3 9  s econd s for 
the compu ta t io n  o f  hea t lo ss and o p erat ing co s t ,  re spec t ively . 
Ba sed on the r esul t s  g iven in Tabl es 4-1 and 4-2 , the maximum 
percentage error in compu ta t ions i s abou t 10% a nd i t  occur s when the 
round-o f f  error for the inpu t data i s  maximum . However , i f  the inpu t 
data c o inc i d e  exac tly wi th th e ava ilabl e d iscr e te d ivi sions o n  the input 
vol tag e d ivid ers , it can be ver if ied from Table 4-1 that t he r esul t s  
a r e  appro xima t el y  wit hin 5% o f  the actual r esul t . This ind ic a t es tha t 
the maj or  sourc e o f  error is the inpu t vol tage d ivider s , the j_npu t d a ta 
b e i �g round ed o f f  to co inc id e vri. th the availabl e vo l t age d ivi s ion s . The 
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obvious way to reduce this error is to decrease the interval between 
two successive divisions on the voltage dividers . There is  a practi­
cal limit to which this can be carried out in view o f  the to tal number 
of contac t positions of  the rotary switch used and ease o f  operation 
and effectiveness of the computer . It is to be r emembered that the 
present computer is meant only for the preparation o f  es timates and the 
. error is therefore within tolerable limits . If continuously variable 
precision potentiometers are employed for entering the input data , the 
computational .accuracy can be extremely high . 
The second source of error is the drif t in the V�O output . Even 
though the error due to this is no t very pronounced in the present 
system,  it can be minimized further if bet ter accuracy is d esired . A 
sugges tion is made for fur ther improvement of this aspect a t  the end of 
this chapter . 
The third source of  error is the voltage dividers used f or s et ting 
the constants . When these voltage ratios were scaled in the prototype , 
it was not possible to achieve good accuracy bec�use of  the pract·ical 
limitations in setting the voltage ratios and measurements . However ,  
the settings are very close to the desired ones and the error intro-
duced is not very pronounced . 
It  is also to be noted that the percentage error increases when 
the input data assumes lower values on the scale . This is due to the 
fact  that the final result  has a relatively low magnitude compared to 
the error introduced . 
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B.  Mo d i f ica tion 
(1)  VDll , VD 31 and VD51 receive the s ame inpu t viz the floor ar ea . 
HP.nee , it i s  obvious that t he s e  vo l tage d ividers can b e  r �plac ed by one . 
They wer e cons id ered s ep arately in all the prev ious d i s cuss ions o nly for 
the sak� of clar it y .  In add i t ion to s_av in.g two op-amps . and two vo l tage 
d ivider s , the abov e mod i f ic a tion makes data entry a muc h  s impl er j ob . 
( 2 )  The summi ng ampl i f iers OA6 and OA7 can be r e placed by one 
op-amp wi t h  5 inpu t s  i f  a - 12 V ref erenc e is used ins t ead of + 12 V 
fo r the input vol ta g e  d iv id er s . 
( 3 )  Use o f  the prec i si on variabl e i�e s i s to r s  o f  t he t yp e  used in 
I 
the pro to type for VD1 2 , VD2 2 , VD3 2 , VD4 2 ,  VD5 2 and VD6 2  r e s tr ic t s  the 
. I . 
applica t ion o f  the compu t er to a part icular lp cal i ty . A method o f  over -
coming this d is advantage is to d evelop an arrangemen t for p lugg ing t h e  
d e s ir ed vo l tage d iv i s io n  r a t io f o r  eac h  c hannel f o r  d if f er ent environ-
mental r equirements thr ough small vo l tage d ivid er uni t s  o f  the type 
somet imes used i n  ana lo g  computer s . Thi s  method has an ad d ed ·a tt r ac t ion 
in tha t t he c hanges to be introduc ed_ in the value ·o f the mul t ip l ic a t ion 
cons tan ts for d i f f er ent mat e r ials of wal l s , windows , f l oor s , door s ,  e t c . , 
c au also be taken c ar e  o f  and thus ma ke the compu ta t ions ex tremely 
accurate and the c omputer mor e  ver sa t il e . 
(4 ) T he var iab l e  r e s i s tor Rf S  in the pro to t
ype i s  pr e s e t  for a 
c ei.li ng height o f  8 f ee t . However , it mus t  be r epla c ed by a p r e c i s io n  
po ten t iome t er o f  t h e  cont inuously var iab le type for ins er tir.g v ar y ing 
values o f  height . 
( 5 )  The relat ively lar ger per c entage o f  error
, due to the d iscr e te 
repr es enta tion of da ta a t lower values on the scale , can b e
 d ecreased 
t o  tolera ble limit s by suitably reducing the interval between success-
ive voltage d ivi sions for the  lower range s on the scale o f  the  in.put 
vo l tage d ividers. Thi s, of cour s e , wi l l  re sult in a non-uniform 
vol ta ge d iv i s ion ra tio for t he inpu t volt age d iv id er s . 
( 6 )  Voltage-controlled os cilla tor s are now available in conuner-
. . . 
cial IC chip form. Spec if ically the func tion generator NE566V , 
developed by Signe t ic s Corpora tion , has a maximum ou tpu t  frequenc y of 
100 MHz adj ustable o ver 10 to 1 range and d evia t io n  fr om l inear i t'y is 
1 . . 
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imited t o  0. 5% wi thin the opera t ing range . 
(7 ) As sugges ted in Chapter I I , it is d e s irabl e t o  mod ify the 
i 
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sys t em to include t he fa cil i ty for s torage and add it j_on by ad·o p t ing t he 
concept of Sys t em I I I . I 
( 8 )  The d ec imq. l  po int may be displayed on the read-ou t  · s creen for 
. convenienc e in read ing . 
( 9 )  When the computer is opera ted on ei ther channel , arrange-
ments can be easily mad e  to au toma t ically d e-energize t he circuit s  not 
in use , ther eby prevent ing t he unneces-sary curren� drain from t he power 
supply . If t he s y s t em i s  operated from bat t erie s, the current drain i s  
a d et ermi ning factor in the l if e  time of the bat teries . 
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APPENDIX I 
TABLE 15 
RATINGS AND ELECTRICAL CHARACTERISTICS 
OF µA741 
Fairchild µA741 : op-amp 
Absolute maximum ratings : 
Supply voltage + 22V 
Internal power dissipation 500 MW 
Input voltage + 15V 
Dif ferential input voltage + 30V 
Input resistance Min 0 . 3  megohm 
Typ 1 . 0 megohm 
TABLE 1111 
RATINGS AND ELECTRICAL CHARACTERISTICS 
OF SN7404 
TI SN7404 : Hex Inver ter (Dual-in-line package) 
Supply voltage Vee : Min 4 . 75V 
Nom 5 . 00V 
Max 5 . 25V 
Electrical characteristics : 
Parameter Test cond itions 
Logical 1 inpu� voltage 
required at input terminal Vee • Min 
to ensure logical 0 at 
output 
Logical 0 input voltage 
required at any input Vee • Min 
terminal to ensure logi-
cal level at output 
output voltage Vee = Min 
Min 
2 
!Logical 1 
i1oad = 400µA 2 . 4  
Vin = 0 . 8V 
!Logical 0 output voltage Vee = Min 1sink = 16mA 
Vin • 2V 
OC,Ogical 0 level supply Vee • Max 
�urrent Vin • 5V 
!Logical 1 level supply Vee =- Max 
current Vin a 0 
Typ 
3 . 3  
0 . 22 
1 8  
6 
64 
Max Unit 
v 
0 . 8  v 
v 
0 . 4  v 
33 mA 
12  mA 
TABLE n 111 
RATING S  AND ELECTRICAL CHARACTERIST I C S  
OF SN7 4 0 0  
6 5  
T I  SN7 4 0 0 : Quad ru p l e  2-inpu t po s i t ive Nand g a t e  (Dual-in-l ine packa g e )  
Supply vol tage Vee : M i n  4 . 7 5V 
Norn 5 . 00V 
Max 5 . 25V 
El ec tr ical charac ter i s t ic s : 
Par ame t er Test cond i t ions 
Lo gical 1 inpu t vo l t age 
r equir ed a t  bo th inpu t Vee = Min 
t ermina l s  t o  ensur e  log i-
cal 0 level at ou tput 
Lo gical 0 inpu t v o l t age 
r equi red at e i t her inpu t 
terminal to ensur e Ve e = Min 
log ical 1 l evel a t  o u t-
pu t 
Log ical 1 output Vee = Min 
vol t ag e · 
iload = -4 00µA 
Vin = · 0 . 8V 
Log ical 0 outpu t Vee = Min 
vo l t age 
ilo ad = 1 6mA 
V in = 2V 
Lo gical 0 l evel supply Vee = Max 
curr ent Vin = 5V 
Log ical 1 l evel Vee = Max 
supply curr ent Vin = 0 
Min Typ Max Unit 
2 v 
0 . 8  v 
2 . 4 3 . 3  v 
0 . 2 2 0 . 4  v 
1 2  2 2  mA 
4 8 mA 
TABLE rv11 
RATINGS AND ELECTRICAL CHARACTERISTICS 
OF SN74121 
TI SN74121 : Monos table multivibrator {Dual-in-line package )  
Supply voltage Vee : Min 4 . 75V 
Nom 5 . 00V 
Max 5 . 25V 
Input pulse rise/fall time : 
Schmitt input to terminal 5 Max lV/s ec 
Logic inputs to terminals 2 & 3 Max lV/µs 
Input pulse width Min 50 ns 
External timing resistance 
Timing capacitance 
Output pulse  width 
With no external capacitance output 
pulse width 
Max 40 lQl 
Min 0 ,  Max l OOOµF 
Max 4 0s ec 
Min 30 ns 
66 
TABLE vll 
RATINGS AND ELECTRICAL CHARACTERISTICS 
OF SN7490 
TI SN749 0 :  Decade Counter (Dual-in-line package)  
Supply voltage Vee : Min 4 . 75V 
Nom 5 . 00V 
Max 5 . 25V 
Electrical charac teristics : 
Parameter Test condit ions 
Input voltage required to 
ensure logical 1 at any Vee • Min 
input terminal 
Input voltage required 
to ensure logical 0 at Vee • Min 
any input terminal 
Logical 1 output voltage Vee • Min 
i1oad • -400µA 
Logical 0 output voltage Vee • Min isink • 16mA 
Ice supply current Vee • Max 
Vin • 4 . SV 
Min 
2 
2 . 4  
Typ 
-
32  
67  
Max Unit 
� : 
v 
0 . 8  v 
v 
0 . 4  v 
53 mA 
TABLE VI11 
RATINGS AND ELECTRICAL CHARACTERISTICS 
OF SN7447 
TI SN744 7 :  BCD-to-Seven-Segment Decoder/Driver (Dual-in-line package) 
Supply voltage Vee : Min 4 . 75V 
Nom 5 . 00V 
Max 5 . 25V 
Continuous voltage at outputs Max 15V 
Ou tpu t sink current Max 20mA 
Electrical charac teris tics : 
Parameter Test conditions 
Input vol tage required 
to ensure logical 1 Vee • Min 
at any input 
Input vo ltage required 
to ensure logical 0 Vee • Min 
at any input 
On-state output Vee • Min 
voltage at outputs isink • 20mA 
Supply current Vee • Max 
Min Typ Max Unit 
2 v 
o . s  v 
0 . 27 0 . 4  v 
53 90 mA 
68 
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TABLE vrr3 
RATINGS AND CHARACTERISTICS OF 
RCA NUMITRON DR2000 
RCA Numitron DR2000 : Incandescent digital display tube  
DC  s egment vol tage range 
Segment current 
Life expectancy 
Segment current 
Response times : 
ascent ( to visibility) 
descent (to 50% luminance) 
Numerals 
Mounting pos it ion 
Maximum overall length 
Maximum seated length 
Maximum diameter 
Base 
Power supply requirements 
3 . 5  to 5 . 0  V 
24 mA 
100 , 000 h min 
7000 fL typ 
15 ms typ 
< 20 ms 
0 through 9 
Any 
1 . 8 7 5  in 
1 . 62 5  in 
0 . 785  in 
9 pin miniature 
Does not require critical 
vol tage regulation over 
the useable operative 
range of  3 . 5  to 5 . 0  de 
TABLE VIIIlO 
RATINGS OF 2N4351 , 1N823A , 1N95JA, 
1N914 AND 2N2369A 
2N4351 : 
Silicon N-channel MOS field effect transis tor for enhancement-mode 
operation in low power switching applications . 
Maximum ratings : 
Drain-source voltage : 
Drain-gate voltage : 
Gate-source voltage : 
Drain current : 
1N823A : 
25 volts de 
30 volts de 
+30 volts de 
30 mA de 
Zener reference d iode - 6 . 2  volts 
1N957A : 
Zener ref erence diode - 1 volts 
1N914 : 
Switching diode : 
Peak reverse vol tage : 
Forward current : 
Forward voltage drop : 
· 2N2369A : 
75 v 
10 mA 
1 volt 
NPN silicon transis tor for low-current high-speed switching applica­
tions . 
Maximum ratings : 
Collector-base voltage : 
Collector-emit ter vol tage : · 
Emitter-base voltage : 
Collector current : 
40 volts de 
40 volts de 
4 . 5  vol ts de  
500 mA 
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Al 
1 
0 
x 
0 
x 
1 
1 
x 
0 
x 
0 
1 
1 
No te : 
APPENDIX II 
TABLE Ill 
TRUTH TABLE -OF SWITCHING 
LOGIC OF SN74121 
tn input  tn+l inout output 
1 .  
2 .  
J . 
4 .  
A2 B Al A2 B 
1 
x 
0 
x 
0 
1 
1 
0 
x 
0 
x 
1 
1 
0 1 1 1 inhibit 
1 0 x 0 inhibit 
1 x 0 0 inhibit 
0 0 x 1 one shot 
0 x 0 1 one shot 
1 x 0 1 one shot 
1 0 x 1 one . shot 
0 x 1 0 inhibit 
0 1 x 0 inhibit 
1 1 1 1 inhibit 
1 1 1 1 inhibit 
0 x 0 0 inhibi t  
0 0 x 0 inhibit 
tn a t ime before input t�ansition 
tn+l = time af ter input transition
 
x indicates that either a logical 0 or 1 may b e
 present 
Ai and A2 are lo
gical inputs and B is the Schmift 
trigger input 
1 
Reset 
Ro (l) Ro ( 2 ) 
1 1 
1 I 1 
x x 
x 0 
0 x 
0 x 
x 0 
TABLE 1111 
RESET/COUNT LOGIC OF DECADE 
COUNTER SN7490 
Im>Ut 
RQ (l ) RQ (2) 
-
0 x 
x 0 
1 1 
x 0 
0 x 
x 0 
0 x 
7 2  
Output 
0 0 0 0 
0 0 0 0 
1 0 0 1 
Count 
Count 
Count 
Count 
